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Abstract— Energy efficiency remains a challenge for the 
design of non-volatile resistive memories (ReRAMs) arrays. 
This memory technology suffers from intrinsic variability in 
switching speed, programming voltages and resistance levels. 
The programming conditions of memory elements (e.g. pulse 
widths and amplitudes) must cover the tail bits to avoid 
programming failures. Switching time of ReRAMs shows wide 
distributions. Therefore, fast cells are subjects for electrical 
stress after their switching and energy waste since 
programming currents are typically large for this technology 
(tens of µA). In this paper, we present a Write Termination 
(WT) circuit to stop the programming operation when the 
switching event occurs in the selected memory element. The 
proposed design is sensitive to current variations that take 
place when the memory element switches between two 
different resistance states (LRS and HRS). This WT scheme 
reduces the power consumption by 97+%, 93+% and 65+% 
during Forming, RESET and SET operations respectively. Our 
estimations show that area efficiency of 70% for a memory 
array is achievable when the presented WT circuit is 
integrated in near-memory peripheries. The demonstrated WT 
circuit is suitable for different ReRAM technologies with small 
overhead penalty and shows robustness against CMOS and 
ReRAM variabilities.      
Keywords—ReRAM; Write termination (WT); Switching 
time; Energy efficiency; Area overhead.  
I. INTRODUCTION 
ith ever-increasing requirements for energy efficiency, 
conventional memories have become a major 
bottleneck for the development of ultra-low power electronic 
systems [1,2]. Many research institutions and manufacturers 
have actively been involved in research and development for 
“emerging nonvolatile memories” [3]. Among different 
emerging memory technologies, resistive RAMs (ReRAMs) 
are considered as leading candidates for embedded 
nonvolatile memory (NVM) and storage class memory 
(SCM) applications [4-7]. ReRAMs are characterized by 
their fast switching speed, low operating voltages compared 
to charge storage solutions, good scalability and 
compatibility with BEOL CMOS process [8,9]. Thanks to 
recent integration architectures and device engineering, Mb-
scale capacities for embedded applications in advanced 
nodes have been demonstrated [10]. However, ReRAMs 
suffer from intrinsic cell-to-cell and cycle-to-cycle 
variabilities in resistance levels and switching parameters 
(e.g. speed and voltages) [11-13]. This variability stands as 
one of the main challenges for ReRAM technology 
development. Programming times (TForming/SET and TRESET) of 
ReRAM devices have shown wide distributions [14]. During 
programming phases, the time width of the applied voltage 
pulses must cover the worst cases corresponding to the tail 
bits in the distribution. This leads to energy waste and over 
programming stress for the fast switching cells.  
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Therefore, Write Termination (WT) is mandatory for energy 
and latency efficiencies in ReRAM arrays. Typical WT 
circuits consist of two stages: 
1. Detection of the switching event during either 
Forming/SET or RESET. 
2. Feedback loop to stop the programming operations when 
the switching event occurs at TForming/SET or TRESET  
In previous works, different WT circuits have been proposed. 
In [15], the demonstrated current-mode WT circuit consists 
of verdict module, write bias module, Self-Adaptive Write 
Mode (SAWM) module and polarity selector. One can note 
that this circuit exhibits large area overhead. In other works 
[16,17], voltage-mode WT circuits are proposed. These 
circuits are based on the detection of voltage variations that 
take place on bit-lines when resistive switching occurs. Such 
designs might have impacts on programming operation-
biasing conditions. Ideally, isolating sensing path from 
programming path is important to reduce the impact of WT 
measurements on programming operations. Therefore, a WT 
scheme with small area overhead, fast response time, and 
robustness against process and ReRAM variabilities is 
required. In this paper, we propose a novel current mode WT 
circuit for ReRAM technologies. This WT circuit minimizes 
power consumption while keeping low area overhead. The 
demonstrated approach releases on the detection of 
predefined threshold current during programming operations. 
When threshold current is detected, the programming 
operation is interrupted by an implemented logic function. 
Our WT design is functional with different programming 
conditions (e.g. Compliance Currents (CC) and programming 
voltages) with strong immunity to variability. Consequently, 
such design could be adopted for different ReRAM 
technologies. Simulated in a 130nm CMOS process and 
accounting for ReRAM and CMOS variabilities, we 
demonstrated a reduction of 97+%, 93+% and 65+% in 
power consumption during Forming, RESET and SET 
operations respectively. In addition, we strongly believe that 
our WT strategy reduces ReRAM variability since the same 
programming current and electrical stress are fixed over all 
the devices. Variability reduction with WT solutions was 
demonstrated in previous work [16]. Estimations at array 
level show that area efficiency of 70% is reachable with the 
presence of the proposed WT in the memory array overhead.   
 The rest of this paper is organized as follows. Section II 
introduces the general background of this paper. Section III 
presents the proposed WT circuit with its functionality and 
energy estimations. Section IV introduces the estimation 
methodology of area efficiency for a memory array with the 
proposed WT circuit in its near-periphery. Finally, section V 
concludes the paper.  
II. BACKGROUND 
This section introduces OxRAM technology adopted in this 
work with the associated physics-based model.   
A. Oxide-based ReRAM (OxRAM) Technology 
OxRAM devices have shown good performances among 
different candidate technologies [18]. Typically, an OxRAM 
device consists of a binary oxide material (e.g. HfOx, TaOx) 
sandwiched between Top (TE) and Bottom (BE) metallic 
Electrodes in so-called metal-insulator-metal (MIM) 
W
structure. OxRAM working principle is based on the 
formation and rupture of a Conductive Filament (CF) 
through the active oxide layer [19]. The resistance of the 
memory element can be modulated between two different 
states: 1) Low Resistance State (LRS) that corresponds to 
the presence of CF and 2) High Resistance State (HRS) 
corresponding to the absence of a complete CF. During 
Forming/SET operations, the CF is created and OxRAM 
device switches to LRS. Forming operation is required only 
once during OxRAM lifetime to initialize the device. The 
Forming and SET operations are similar. However, the 
Forming requires higher voltage. Over RESET operation, 
partial dissolution of CF takes place and OxRAM device 
switches to HRS. The majority of OxRAM devices are 
bipolar. Therefore, applied voltages with opposite polarities 
are used to perform the Forming/SET and RESET 
operations. On one hand, HRS level is controlled by the 
applied voltage amplitude during RESET operation. On the 
other hand, LRS level depends on the CC used during 
Forming/SET operations. Typically, a CMOS transistor is 
integrated in series with the memory element in so-called 
one-transistor/one-resistor (1T1R) structure to access the 
selected cell and to control the CC [9].  
B. OxRAM Model 
In this work, we have used the OxRAM model presented 
in [20] to perform our electrical simulations. In this physics-
based compact model, resistance modulation is associated to 
CF radius variation during OxRAM operations. The model 
was compared with experimental characteristics and shows 
excellent agreement with measured data. Thus, this model is 
appropriate to study the functionality of the proposed WT 
circuit. Fig.1-a shows the Scanning Electron Microscopy 
(SEM) cross section of OxRAM technology at which the 
model was based [21]. The electrical characteristics with 
simulations for switching times tForming, tSET and tRESET as a 
function of applied voltages are shown in Fig.1-b. 
Simulation results reproduce very accurately the 
experimental data including corners simulations. 
III. PROPOSED WT CIRCUIT AND SIMULATION 
RESULTS 
In this section, we present our WT design with electrical 
simulation results as well as Monte Carlo (MC) simulations 
to estimate the energy consumption of the circuit. OxRAM 
switching times (i.e. tForming, tSET and tRESET) show wide 
distributions [23]. To guarantee successful programming of 
all memory cells in OxRAM array, one pulse programming 
approach is used. The programming pulse width covers 
worst-case switching time. Fig.2 shows an example of 
voltage and current waveforms during SET  
 
Fig. 1.  (a) TEM cross section of TiN/HfO2/Ti/TiN OxRAM [21].
(b) Measured switching times tForming, tSet and tReset versus applied 
programming voltage VCell (symbols), and the corresponding 
simulation results with corners (lines). Experimental data were
measured on the adopted OxRAM technology in [9,22].  
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Fig. 2.  Current and voltage waveforms during SET operation with 
different switching times (TFast-SET and TSlow-SET). Programming 
pulse width covers the worst-case SET time (TWorst-Case-SET) 
operation of two OxRAM devices with variability in SET 
time (TSET). SET voltage is continuously applied on cells 
with TSET smaller than TWorst-Case-SET even after 
resistance switching. With high dc current in LRS, such 
programming approach wastes a large amount of energy and 
time in the memory array. 
We proposed a current-mode WT circuit to detect the 
switching event and to stop dynamically the programming 
operations. Fig.3 shows the schematic diagram of the 
designed WT circuit. The circuit consists of: i) two current 
mirrors (M3/M4 and M6/M7) that copy the current flowing 
through the selected OxRAM cell in the array, ii) two 
switches (M1,M2) to select the programming operation 
either Forming/SET or RESET, iii) two pull-up transistors 
(M8,M5) with variable gate voltages (Vbias_SET and 
Vbias_RESET) to deal with variable current levels and iv) two 
logic blocks for Forming/SET and RESET termination. 
During either stand-by mode or Read operation with 
external sense amplifier, WT circuit is power gated to avoid 
static leakage. In the following, the functionality of the 
proposed circuit for all possible ReRAM operations 
(Forming/SET and RESET) is demonstrated. Simulation 
conditions (i.e. pulse widths, voltage values and CC) were 
chosen to agree with typical programming conditions for the 
considered OxRAM technology [24]. The conditions were 
set as following: Forming (VForming=5V, Pulse width=10µs, 
CC~120µA), RESET (VRESET=3V, Pulse width=6µs) and 
SET (VSET=2.6V, Pulse width=100ns, CC~120µA). 
Programming voltages of typical ReRAM technologies 
exceed the voltages limits of low voltage CMOS logic. 
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Fig. 3.  Schematic diagram of the proposed WT circuit with 1T1R 
memory array. Active parts of the circuit with respect to 
programming operation are highlighted using dotted peripheries 
with different colors (Red for RESET and green for Forming/SET). 
(a) 
(b) 
TE 
 BE 
Therefore, to avoid any use of level shifter circuits, all the 
logic gates of the WT circuit are based on thick oxide 
CMOS technology with a Vdd of 5V (CMOS node 130nm 
with middle voltage options) to guarantee the highest gates 
speed. The different active parts of the circuit during 
Forming/SET and RESET operations are highlighted in 
Fig.3 by using dotted lines peripheries. 
A. Forming/SET Operations 
An initialization phase is adopted to reset the flip-flops 
outputs (WT.RESET=0 and WT.SET=0) before any 
operation. To perform the Forming/SET operations, 
programming pulse must be applied on OxRAM TE that 
corresponds to the source of M1. Figs.4-a,b show the 
waveforms during Forming/SET operations of: Applied 
voltage on TE (VForming and VSET), current through OxRAM 
(IOxRAM), voltage variation on OUT1 node and WT.SET 
signal. In this phase, ‘Switch’ signal is low to select M1 as 
active switch. The selection transistor of 1T1R structure 
(MS) controls the CC. When the OxRAM switches from 
HRS to LRS, the current increases abruptly up to the CC 
limit, in our case the CC is set to ~120µA. The increase of 
current is copied with M6/M7 mirror then OUT1 voltage 
decreases until a positive CLK edge for the active flip-flop 
is generated. WT.SET signal switches to high leading M1 to 
cut the current and stop the Forming/SET operation. 
B. RESET Operation 
For the RESET operation the voltage must be applied on 
OxRAM cell BE node that corresponds to M2 switch. Fig.4-
c shows the waveforms of: Applied RESET voltage, current 
through OxRAM, voltage variation on OUT2 node and 
WT.RESET signal during RESET operation. Over RESET, 
the OxRAM switches gradually from LRS to HRS. Thus, 
the current through the OxRAM decreases gradually to 
achieve low levels depending on the final resistance value of 
the memory element. In this phase, there is no need for any 
current limitation. Therefore, the imposed voltage on MS 
gate (Vgate) is higher compared to Vgate during Forming/SET. 
The current variation during RESET is copied by M3/M4 
mirror. As shown in Fig.4-c, initially, IOxRAM current 
corresponds to the CC achieved during Forming. Thus, 
OUT2 switches to low. When the current decreases below a 
given level, OUT2 switches again to high and generates a 
positive CLK edge for the active flip-flop. WT.RESET 
signal switches to high and M2 stops the RESET operation. 
Generally, RESET is a self-termination process. However, 
with low HRS levels after RESET, large dc current through 
OxRAM cells still exists. Thus, WT circuit suppresses 
completely this residual dc current and guarantees zero 
energy waste in OxRAM cells after the RESET. 
C. Energy Efficiency 
To investigate the energy efficiency with the proposed 
WT solution, we performed MC simulations and we 
estimated the energy consumption with enabled and 
disabled WT circuit. 2000 statistical runs were performed 
with the programming conditions defined previously in this 
section. The MC simulations account for CMOS variability 
(global and local) and OxRAM variabilities in terms of 
programming voltages and switching time. Memory 
variability is reproduced very accurately in the compact 
model adopted in this work [20].  Fig.5 shows the energy 
distributions resulting from MC simulations during 
Forming, RESET and SET operations. As expected, the WT 
solution strongly reduces the energy consumption during 
Forming and SET operations where the operating currents 
are considerably high for this technology (tens to hundreds 
of µA). At 50% of the distributions, energy consumption is 
reduced by 97% and 65% during Forming and SET 
operations, respectively (Figs.5-a,b). We demonstrated an 
energy reduction of 93% at 50% of the distribution during 
RESET operation for HRS resistance between 70kΩ and 
1MΩ (Fig.5-c). This HRS level corresponds to the OxRAM 
technology considered in this work [19]. Note that for 
ReRAM technologies with higher HRS levels (e.g tens to 
hundreds of MΩ) the dc current after RESET operation is 
self-limited by the memory element. Therefore, the 
proposed WT circuit will not show significant effects on 
energy consumption during RESET operation. Forming and 
RESET operations show wider switching time distributions 
compared to SET operation [16]. Larger programming 
pulses are required during Forming and RESET (as 
mentioned previously in this section) that leads to higher 
power consumption in both operations compared to the SET 
one. Thus, WT solution shows less benefits in terms of 
power reduction during SET operation compared to 
Forming and RESET processes.    
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Fig. 5.  MC simulations results for energy consumption estimation 
with enabled and disable WT circuit during (a) Forming, (b) SET 
and (c) RESET operations. 
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Fig. 4.  Simulations waveforms of: applied voltage (VForming, VSET and VRESET), current through OxRAM (IOxRAM), voltage on OUT1 and 
OUT2 nodes, WT.SET and WT.RESET signals during (a) Forming, (b) SET and (c) RESET operations. 
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IV. NEAR MEMORY PERIPHERY EXPLORATION 
In this section, we explore the effect of such WT circuit 
at the near-memory periphery level. In that case, we 
adapted the area estimation of near-array periphery 
(transistor count and size) methodology from [25] for 1T1R 
arrays. Fig.6 shows the schematic of subarray architecture 
used for area estimation. In this design, the array overhead 
consists of: 1) Word Line (WL) decoder (YDEC) with an 
area related to WLs number, 2) WL driver, 3) Bit lines (BL) 
multiplexors (XMUX) (the area of XMUX depends on the 
programming current (Iprog) level. This latter determines the 
size of XMUX transistors and consequently the area of 
XMUX), 4) BL decoders (XDEC) and 5) the proposed WT 
circuit. We defined a Multiplexing Factor (MF) as the 
number of XMUX inputs that correspond to the number of 
multiplexed BLs. In other words, the MF defines the 
number of parallel access bits in the array. Thus, the 
number of WT circuits and XDECs needed to cover the 
memory array depends on the adopted MF. The output of 
such estimation methodology is the memory array 
efficiency defined as the ratio between memory array area 
and its overhead area. In the following paragraph, MUX-N 
stands for a multiplexing factor of N.  
Fig.7-a shows the layout view of the WT active part during 
Forming/SET operations (highlighted on schematic Fig.3). 
The total area of the WT circuit is twice to the one shown in 
Fig.7-a. Therefore, WT calculated circuit area is 425µm². 
Estimations show that the area efficiency is strongly related 
to the adopted multiplexing factor. Fig.7-b presents the area 
efficiency evolution with WT circuit area for various 
multiplexing factors (4 to 32). In this example, 128x128 
memory array in 130nm CMOS technology is considered. 
With the proposed WT circuit area, more than 70% of area 
efficiency could be obtained in MUX-32 configuration 
(4bits in parallel access) whereas a MUX-4 configuration 
(32bits in parallel access) would lead to ~55% of area 
efficiency. 
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Fig. 7.  (a) WT circuit layout of the active part during 
Forming/SET operations, (b) Array area efficiency versus WT 
circuit area for different multiplexing factors. 
These considerations were extended to the full design space 
of memory sizes (from 16 to 512 WLs and 32 to 512 BLs). 
Fig.8 shows the achievable write throughput per memory 
array that corresponds to the number of parallel access bits 
(i.e. the ratio between the number of BLs and the MF). To be 
compliant with standard embedded memories in which 50% 
to 70% of area efficiency is expected, we considered 70% of 
area efficiency as target. For each BL/WL couple, array 
efficiency is determined, and the MF is minimized 
(maximizing the write throughput) until the efficiency 
reaches 70%. Two zones were identified: (i) the purple zone 
corresponds to the memory sizes for which the array 
efficiency cannot reach 70% and (ii) the red zone 
corresponds to the zone for which the throughput is limited 
by the instantaneous current consumption at the beginning of 
the programming operation. Based on the programming 
conditions defined in section II (CC~120µA), the 
corresponding current for 32bits parallel access is 3.8mA per 
array. In between the two zones, various configurations 
providing various aspect ratios and write throughout are 
possible while providing a 70% area efficiency. On the one 
hand, 1bit-write per array could be achieved in 256x32 array 
with MUX-256 configuration or 64x256 array with MUX-64 
configuration. On the other hand, higher bandwidth requires 
bigger array size to satisfy the area efficiency criterion of 
70% (512x32 array with MUX-16 or 128x416 array with 
MUX-4 for 32bits parallel access). 
 
 
Fig. 8.  Write throughput of ReRAM subarray considering the 
proposed WT circuit and featuring 70% array area efficiency. 
 
V. CONCLUSION 
In this work we proposed an innovative Write Termination 
(WT) circuit for energy and time efficient ReRAM based 
memory arrays. We demonstrated the WT circuit 
functionality and reliability through electrical simulations. 
We performed MC simulations considering CMOS and 
ReRAM variability for energy estimations during ReRAM 
operations. We showed that the proposed WT enables 97+%, 
93+% and 65+% of energy reduction during Forming, 
RESET and SET operations respectively. In addition, we 
extracted the proposed WT circuit area and we estimated the 
optimal array sizes to maximize the write throughput while 
achieving 70% array area efficiency. With such smart 
adaptive programming strategies, energy consumption 
drastically reduces in ReRAM arrays while keeping high 
memory density. Finally, we aim to improve the cycling 
endurance of memory devices with the proposed WT circuit 
since the devices would experience soft programming 
conditions. The WT circuit effects on ReRAM’s 
performances and reliability will be investigated on a test 
chip in a future work. 
 
Fig. 6.  Block schematic of the proposed subarray architecture with 
different near-memory periphery blocks  
(a) 
(b) 
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